Introduction
In a photovoltaic semiconductor device, the inability to absorb light with energy less than the bandgap and the loss of photons with energies exceeding the bandgap as heat are considered to be the main fundamental effects that limit its efficiency [1] . Recently, the social interest in exploiting the solar energy using the photovoltaic effect has led to a tremendous increase in the demand of solar cells. Therefore, it is essential to develop new technologies and concepts of producing solar cells in order to increase their efficiency.
In 1961, William Shockley and Hans Queisser calculated the maximum theoretical efficiency limit of p-n junction based photovoltaic solar cells to be 30% for an optimized semiconductor bandgap of 1.1 eV. This limit is known as Shockley-Queisser limit or the The fabrication and investigation of IBSC-based devices have received considerable interest worldwide because of their relevance in enhanced efficiency solar cells [7] . Specifically, the three main approaches adopted to fabricate an IBSC are: (i) use of quantum dot technology as a way of engineering the IB material; (ii) direct synthesis of the IB material; and (iii) formation of a localized absorber layer within a highly porous large bandgap semiconductor [8] . However, amongst these three methods, the quantum dot (QD) technology is the most promising technique to realise the IB idea and to study its principle of operation [6] . In this technique, a QD structure is inserted between the bandgap of the conventional semiconductor so that charge carriers are quantum confined in three directions. Consequently, this allows QDs, which have a discrete delta-like density of states, to create the required intermediate band that has a separate quasi-Fermi level from the conduction and valence band of the semiconductor [9] . However, the incorporation of QDs leads to a reduction of the photoelectrical conversion efficiency (PCE) of QD IBSC due to the formation of strain and resulting dislocations which lead to the deterioration of the open-circuit voltage, Voc [10] [11] [12] . To increase the PCE of QD IBSC, insertion of -dopants into the QDs was proposed [13, 14] . By using n-typedopants, the electron intersubband quantum dot transitions will be increased, the recombination losses through QDs will be decreased as a result of the reduction of electron capture processes, and the deterioration of Voc will be inhibited. Hence, this will enhance the infrared (IR) absorption and the photocurrent in QD IBSC [13, 14] . Kunets et al. [7, 15] used the above principle to fabricate an IBSC device consisting of one dimensional InGaAs quantum wires (QWRs) structure instead of using zero-dimensional quantum dots (QDs) or two-dimensional quantum wells (QWs). The QWRs were inserted into a GaAs p-i-n junction. The QWRs structure has a good configuration that allow the device to have more efficient light absorption compared to zero-dimensional systems [14] . Moreover, photocurrent can be generated in the plane of the QWRs [16, 17] . In addition, QWRs are expected to have applicable life-time of photogenerated carriers [17] . Kunets et al. [7, 15] also studied the effects of n-type Si delta doping on the external efficiency of this QWRs-based IB solar cell structure. They observed that at room temperature the solar energy conversion efficiencies of the reference p-n junction and p-i-n solar cell samples were 4.1 and 4.5%, respectively, whereas samples with incorporated QWRs and delta doping showed an increase of the efficiency up to 5.1% and 5%, respectively. However, they reported that the short circuit current increases and causes a comparatively lower open circuit voltage, Voc (20-50 mV) which results in a severe degradation of the performance of the solar cell.
In this work, a detailed investigation is carried out on electrically active defects in a set of (311)A GaAs solar cell structures gown by molecular beam epitaxy (MBE) [7, 15] . The devices investigated are p-n (labelled PN, first reference sample), p-i-n (labelled PIN, second reference sample), undoped p-i-n with InGaAs quantum wires (labelled QWR undoped) and Si -doped p-i-n with InGaAs quantum wires (labelled QWR doped). This study will help to get a better understanding of the physical phenomena that affect the efficiency of the above solar cell structures using current-voltage (I-V), capacitance-voltage (C-V), conventional DLTS and Laplace DLTS characterisation techniques.
Sample Details
The detail of samples growth is given somewhere else [7] . In summary, a solid source MBE 32P Riber system was used to grow the devices on semi-insulating (311)A GaAs substrates. It is well known that the high index (311)A plane is a good template for the growth of QWRs. Also, in this plane a strong built-in piezoelectric field can be generated in the presence of strain [18] . The first GaAs p-n reference device (PN device, SE159) consisted of a 400 nm GaAs buffer layer grown at a growth temperature of 580 ºC. Then the growth temperature was decreased to 540 ºC and a 1 µm thick GaAs layer doped with Si was grown with high V/III flux ratio (V/III=20). This low growth temperature and high V/III flux ratio make the GaAs layer achieve a high n-type doping efficiency on the (311)A surface. This was followed by a 1 µm thick p-type GaAs layer doped with Si grown at a higher growth temperature (580 ºC) and low V/III flux ratio (V/III=7) to achieve p-type conductivity. The second reference device (PIN device, SE164), which was grown using the same growth conditions and consisted of the same layers as the PN device, has an additional 330 nm thick GaAs intrinsic region grown at 540 ºC and sandwiched between the p and n layers. The third device (QWR undoped device, SE160) which was grown by incorporating an intermediate band in the GaAs i-region without any intentional doping. The i-region consisted of 10 periods of 11 monolayers of In0.4Ga0.6As
QWRs separated by a 30 nm GaAs barriers. The InGaAs quantum wires were grown at 540 º C. Finally, the fourth device is similar to the third device structure, but in the middle of each 30 nm thick GaAs barrier, a Si n-type -doping with a sheet concentration
N2D=1x10
11 cm -2 (QWR doped, SE162) was inserted. In all the above structures, the doping concentration of n-type and p-type GaAs layers was 5x 10 17 cm -3 and 1x 10 17 cm To gain better understanding about the different conduction mechanisms occurring in the investigated devices, the local ideality factor versus voltage at different temperatures were determined for all devices as illustrated in figure S1 (see supplementary information). As can be seen, for each device there are two noticeable behaviours observed at low voltage and high voltage regions. In particular, at low voltages all devices exhibit a clear peak. However, for the QWRs devices, this peak becomes more significant (n>>1) as the temperature decreases and it shifts to higher voltages.
Conversely, for PN and PIN devices this low voltage peak is almost temperature independent and has a very small amplitude as compared to the QWRs devices where n is much greater than unity. It is well-known that tunnelling or generation/ recombination processes can account for large ideality factors (n>1) [23] . These processes could also explain the large ideality factors observed in samples that incorporate QWRs in the intrinsic region and which create an additional current component that contributes to the total current of the devices. Thus the trend of the ideality factor at low voltages provides evidence of enhanced recombination via QWRs in these devices. A similar behaviour has been reported in QDs based solar cell devices [14] . Furthermore, for QWR doped samples, as a result of n-type Si δ-doping, the electrons will easily occupy the QWRs, and this leads to a strong local potential barrier around the QWRs. Thus, the electron mobility in the conduction band can be reduced as a result of variations of the local potential around the QWRs [11] . As a result, the J-V characteristics of these devices are worsened as evidenced by their larger ideality factors. It is worth pointing out that, a similar behaviour of the local ideality factor at low voltage biases was observed by Gu
Tingyi et al. [22] in InAs/InGaAs quantum dots-in-a-well (DWELL) solar cells and by H. Kim et al. [24] in InAs quantum dots solar cells. As can be seen in figure S1 (see supplementary information), at higher voltages the local ideality factor increases approximatively linearly with bias for all devices. These large values normally reflect that the series resistance effect becomes predominant [19, 22] . According to the obtained data, the local ideality factor of the PIN and QWR undoped devices is temperature dependent but the rate of change with the temperature is faster for the undoped QWR devices.
However, for the PN and Doped QWR devices, the local ideality factor is practically temperature independent. the NDR is presumably due to the resonant tunnelling of electrons (or holes) through the quasi-bound levels in the QWR region [24, 25] . Clearly, figure 6(c) shows the increase of the peak-to-valley ratio as the temperature increases. While when the temperature was reduced no NDR region was observed. Houng et al. [26] attributed the NDR behaviour at room temperature to the resonant interband tunnelling (RIT) effect. The disappearance of the NDR at low temperatures is suggested to be due to the effect of band-gap widening at low temperatures [26] . Thus in PIN and QWR undoped devices, the carriers are thermally activated to the allowed bands from which they can tunnel. Therefore, at low temperatures a few carriers are available in the band hindering the observation of resonant tunnelling, as shown in figure 6(b) and (c). Additionally, the thickness of the delta-doped layer is an important parameter of device design, having a direct influence on whether RIT occurs or not [26] . Indeed, as can be seen in figure 6(d) , when the delta-doped layer is incorporated in the QWR devices, the NDR behaviour disappears. 
C-V Characteristics
In order to determine the apparent free carrier concentrations and to have specific understanding of the junction structure of these devices, capacitance-voltage (C-V) measurements have been performed at a frequency of 1MHz. [23] ) . As the doping levels of the n and p layers are fairly high, it is very likely that the intrinsic region dominates the overall capacitance because d is considered to be >> xn,p.
Consequently, the capacitance should vary only slightly with bias in reverse conditions.
As shown in figure 7 , the capacitance change as function of reverse bias in PIN and QWR Undoped devices is very slow as expected by equation 1. However, for the QWR Doped samples this behaviour deviates considerably from the one described by equation 1 and it follows the same trend as the PN devices. The reason is very likely due to the effect of introducing n-type Si δ-doping which makes the QWR doped junction behaving as a PN junction. where W is the length of the depletion region and ( ) is the apparent carrier concentration for semiconductors with quantum confinement [32] . Figure S2 (see supplementary information) shows the C-V and NCV of doped and undoped QWR devices at 100 K at low and high frequency. It can be seen from the C-V plots that there is no significant capacitance difference between the C-V measurements at low and high frequency. Similarly, the NCV plot at both frequencies in undoped and doped samples is unchanged. The C-V and NCV have no frequency dependence, which confirms that the emission of electrons from quantum wires is very fast.
In order to determine the distance between the steps observed in figure 7(b) for the QWR devices the derivative of capacitance (dC/dV) were calculated, as shown in figure 8 . One could approximate the number of charge carriers accumulated in the QWR doped layers by using Q=Cp ΔV, where Cp represents the capacitance at the plateau and ΔV represent the width of the plateau region [33] . The accumulation charge in the first, second, third, fourth and fifth QWRs layers of the QWR doped samples are calculated to be Q1= 4.02 x 10 -11 C, Q2= 4.72 x 10 -11 C, Q3= 4.73 x 10 -11 C, Q4= 4.94 x 10 -11 C and Q5= 5.43 x 10 -11 C, respectively. These values are associated with the fact that as the step is wider, the carrier concentration confined in the QWRs layer is higher [34, 35] . For the undoped QWR devices there is only one accumulation layer with a charge Q= 8.56 x 10 -11 C. As shown in figure 8, for the QWR doped samples the width of the steps (ΔV)
increases as the reverse bias increases. This increase could be attributed to the increase of the electrical field in the space charge region [36, 37] . Because of this, for small reverse biases the first QWR layer is depleted of electrons while all the other QWRs layers in the device remain electrically neutral. When the reverse voltage is increased further the conduction electrons are depleted to the second QWR layer, and therefore the boundary of the space charge region moves to the second QWR. This process will carry on until all the QWR are depleted. Thus, the number of steps in the capacitance curve is related to the number of depleted QWR layers in the device. The free carrier concentration profile shown in figure S2 (see supplementary information) reflects clearly the charge carriers accumulated in the QWR layers. The estimated free carrier sheet densities [29, 37] for the first, second, third, fourth and fifth QWRs layers in Doped QWR devices are 7.96 x 10 11 cm -2 , 1.00 x 10 11 cm -2 , 1.00 x 10 11 cm -2 , 8.66x 10 10 cm -2 , 1.13 x 10 11 cm -2 , respectively. While the free carrier sheet density for the QWRs layer in QWR undoped devices is 9.29 x 10 10 cm -2 . Additionally, the distances between the NCV peaks shown in figure S2 (see supplementary information) for QWRs layers was approximately 28 nm, which is nearly consistent with the designed QWR doped device structure (30 nm).
DLTS and Laplace DLTS Characteristics
In order to explore the effect of the electrically active defects on the solar cell efficiency in GaAs (311)A solar cell devices, DLTS experiments [38] were carried out at basing conditions of a reverse bias VR = -0.25 V with filling pulse height VP= 0 V, and a filling pulse duration, tp =1 msec. The samples temperature was scanned from 10 K up to 450 K. Figure 9 shows normalized DLTS spectra for all devices. DLTS measurements reveal a distinct broad minority electron trap peak (negative peak) over a wide range of temperatures in all devices which can be resolved by Laplace DLTS measurements [39] .
In PN devices, in addition to the broad electron peak, a hole trap is also detected (positive peak). that it could be related to complexes involving silicon atoms, background impurities, and defects originating from the growth conditions used. E1 PN has an activation energy comparable to the trap reported in GaAs [41] . However, the origin of E1 PN is still not known.
It can be seen from table 1 [47] detected an electron trap with activation energy of 0.14 eV in InAs/GaAs δ-doped QD solar cell structures grown by MBE and they identified this trap to M1 defect which is commonly observed in GaAs layers grown by MBE [46] . Furthermore, E2 PIN and E3 QWR have comparable activation energies as trap F (0.14 eV) reported by Asano et al. [48] in GaAs (001) /InAs/InGaAs/GaAs self-assembled QD structures. In their study, they inferred that the increase of the density of this trap and others traps around the QDs is due to the growth conditions of InGaAs/GaAs QD structures. In particular, the density of these defects were reduced by a factor of 20 when they used migration enhanced epitaxy (MEE) to grow the GaAs capping layer at 400 or 500 °C as compared to using MBE for a growth temperature of 500 °C. Also Fang et al. [35] detected the M1 defect in In0.5Ga0.5As/GaAs
QDs structures grown by MBE and they attributed this defect to point defects instead of defect-impurity complexes. Moreover, Kunets et al. [49] observed the M1 trap in In0.35Ga0.65As/GaAs QDs structures grown by MBE using noise spectroscopy measurements, and they related the increase of its density in the vicinity of In0.35Ga0.65As
QDs to strain. Thus there is a consensus that E2 PIN and E3 QWR are related to M1 defect which could be assigned to defect-impurity complexes or/and point defects [35, 46, 49, 50] . The shallow trap E1 QWR with energy of ~10 meV is only observed in QWR undoped devices. Thus, in this work it is believed that the E1 QWR level is created due to the incorporation of InGaAs QWRs. From a rectangular potential well calculation using the Nextnano software, Vakulenko et al. [51] found that the quantum energy of the ground These DLTS measurements for PIN, QWR undoped and QWR doped devices are correlated with the earlier solar conversion efficiency measurements done by Kunets et al. [15] at different temperatures (83 K-300 K). In their measurements, they found that the efficiency increases as the temperature decreases in all devices until the temperature reached down to between 180 and 160 K, then the trend changed. In particular, in the PIN devices, the efficiency showed very small increments as the temperature decreased. While for the QWR undoped samples the efficiency increased considerably as the temperature decreased down ~120 K, then the efficiency decreased for lower temperatures. For the QWR doped devices, the efficiency tended to decrease as the temperature decreased. The dramatic changes in the efficiency in the temperature range below 160-180 K can be correlated to the peaks observed in the DLTS spectra over the same temperature ranges (see figure 9) . Moreover, the above analysis of the DLTS and Laplace DLTS spectra demonstrates as well a reasonable correlation with the external quantum efficiency (EQE) study done by Kunets et al. [15] on these devices at different temperatures. In their work, they correlated the lower solar conversion efficiency values in the QWR undoped devices compared to the PIN and QWR doped samples in the temperature range 160-240 K to their lower integrated EQE over the same temperature. This behaviour has been explained by measuring the GaAs EQE. The integrated GaAs EQE measurements showed an obvious U-shape trend as a function of temperature for QWR undoped devices, however, for the reference PIN devices the GaAs EQE characteristics were almost temperature independent. In this study [15] , this behaviour can be associated to the electrically active traps E2 QWR and E3 QWR since they were detected within the temperature ranges where the solar conversion efficiencies were low. Although the PIN and QWR undoped devices have similar defects in terms of activation energy, the capture cross-sections of the QWR undoped devices are higher. Therefore, these higher cross-sections of these defects could have more influence on the solar conversion efficiencies. However, a rapid increase of solar conversion efficiency and associated increase of the integrated EQE signal at low 
Conclusion
I-V, C-V, DLTS and Laplace DLTS techniques were used to investigate the existence of defects in GaAs p-i-n solar cells incorporating undoped and doped intermediate band QWRs in the intrinsic region of the device junction.
Analysis of the J-V dependence showed that the QWRs-containing devices exhibited a clear peak of the local ideality factor at small forward biases at all temperature conditions, which might be caused by the charges captured at the QD-induced defect states. While under large forward biases, the temperature dependence of the ideality factor for all devices was well related to the effect of the series resistance. In addition, the C-V measurements at T=20 K revealed plateaux in QWR undoped devices which were related to 2DEG or/and the carrier accumulation in the QD layer, and for the QWR doped devices the i th steps observed in the C-V plots were related to the depletion of the i th QWR in the devices. The efficiency and EQE characteristics obtained by Kunets et al. [15] at different temperatures correlated with the appearance of trap peaks observed in the DLTS and
Laplace DLTS spectra at almost the same temperature ranges. An IB level/band with energy of ~10meV detected by Laplace DLTS in QWR undoped devices was related to the ground state energy of InGaAs QWRs. From these results, it is concluded that the observed defects play an important role in the efficiency of QWRs IBSC. They also provide an essential understanding of the properties of these solar cell structures in order to enhance further their efficiencies.
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